소개글
2011년 2학기 전기전자기초실험 보고서입니다. 전부 다 영어로 작성되어 있으며, 예비보고서의 경우 주석 충분히 달려 있습니다. 베끼지 않고 작성하여, 이 자료를 쓰셔도 Cheating의 염려가 없습니다.
목차
없음
본문내용
XOR gate is exclusive-OR gate and table represents how it works. Using simply AND, OR, NOT gates to obtain C=A`B+AB`[4]
Using NAND, NOT gates, we can obtain (A+B)`+(A`+B)`[5]
③ Describe the followings : TTL(Transistor Transistor Logic), ECL(Emitter Coupled Logic), MOS(Metal Oxide Semiconductor), CMOS(Complementary Metal Oxide Semiconductor)
-TTL
Transistor-Transistor Logic, or TTL, refers to the technology for designing and fabricating digital integrated circuits that employ logic gates consisting primarily of bipolar transistors. It overcomes the main problem associated with DTL, (i.e., lack of speed.)[6]
-ECL
ECL, Emitter-coupled logic, is a logic family in which current is steered through bipolar transistors to prevent saturation. ECL is sometimes called current mode logic or current-switch emitter-follower (CSEF) logic.[7]
참고 자료
Charles H. Roth, Jr. (2006). Boolen algebra, Unit 2, page 34
Charles H. Roth, Jr. (2006). Boolen algebra, Unit 2, page 35
Charles H. Roth, Jr. (2006). Boolen algebra, Unit 2, page 34
Charles H. Roth, Jr. (2006). Boolen algebra(Continued), Unit 3, page 60
Charles H. Roth, Jr. (2006). Multi-level Gate Circuits/NAND and NOR Gates, Unit 7, page 183
TTL [Online], Available: http://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic
ECL [Online], Available: http://en.wikipedia.org/wiki/Emitter-coupled_logic
MOS [Online], Available: http://en.wikipedia.org/wiki/Metal_Oxide_Semiconductor#Metal.E2.80.93oxide.E2.80.93semiconductor_structure
Charles H. Roth, Jr. (2006). Applications of Boolen Algebra/Minterm and Maxterm Expansions, Unit4, page 98-99
Charles H. Roth, Jr. (2006). Applications of Boolen Algebra/Minterm and Maxterm Expansions, Unit4, page 100